Digital Integrated Circuits (seminar)

De la WikiLabs
Versiunea din 27 aprilie 2018 20:00, autor: Cbira (discuție | contribuții)
(dif) ← Versiunea anterioară | Versiunea curentă (dif) | Versiunea următoare → (dif)
Jump to navigationJump to search

Starting from the notions presented in the course, the Integrated Digital Circuit introduces the notion of hardware description language (HDL) and aims to familiarize the student with Verilog language, as well as digital circuits synthesis and simulation (QuartusII or ModelSim) .

  • DIC Seminar 1 - Introduction to Verilog (variables, blocks, test modules, functional modules and instantiation)
  • DIC Seminar 2 - Conditioned instructions, using the 'always' instruction to define combinational circuits
  • DIC Seminar 3 - Sequential circuits (clock signal, always and initial vs. assign
  • DIC Seminar 4 - Numerals and counting circuits
  • DIC Seminar 5 - Description of memories in Verilog
  • DIC Seminar 6 - Finite automata


You can dowload the programs used on the Altera website: https://dl.altera.com/13.0sp1/?edition=web